| Nome: | Descrição: | Tamanho: | Formato: | |
|---|---|---|---|---|
| 959.32 KB | Adobe PDF |
Orientador(es)
Resumo(s)
This paper proposes a unified architecture for designing Residue Number System (RNS) based processors for moduli sets with an arbitrary number of channels. Recently, new RNS moduli sets have been proposed in order to increase the dynamic range and reduce the width of the channels. The proposed architecture allows designing forward and reverse RNS converters, as well as the arithmetic operators of each modulo channel. The forward and reverse conversions are implemented using channel arithmetic units, resulting in a very compact architecture. Moreover, the arithmetic operations supported at the channel level include addition, subtraction, and multiplication with accumulation capability. The presented results suggest that the proposed RNS architecture leads to compact and scalable implementations, with competitive, or even better, performance when compared with the related state of the art, considering fixed moduli sets. Experimental results suggest gains of 17% in the delay of arithmetic operations, with an area reduction of 23% regarding the state of the art.
Descrição
Conferência: IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)- Jun 05-07, 2013
Palavras-chave
Residue 2(N)+1 Implementation Converters Moduli Design
Contexto Educativo
Citação
MATUTINO, Pedro Miguens; CAHVES, Ricardo; SOUSA, Leonel - A Compact and Scalable RNS Architecture. Proceedings of EEE 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), (2013), p. 125-132.