| Name: | Description: | Size: | Format: | |
|---|---|---|---|---|
| 510.18 KB | Adobe PDF |
Advisor(s)
Abstract(s)
Reconfigurable computing architectures allow the adaptation of the underlying datapath to the algorithm. The granularity of the datapath elements and data width determines the granularity of the architecture and its programming flexibility. Coarse-grained architectures have shown the right balance between programmability and performance. This paper provides an overview of coarse-grained reconfigurable architectures and describes Versat, a Coarse-Grained Reconfigurable Array (CGRA) with self-generated partial reconfiguration, presented as a case study for better understanding these architectures. Unlike most of the existing approaches, which mainly use pre-compiled configurations, a Versat program can generate and apply myriads of on-the-fly configurations. Partial reconfiguration plays a central role in this approach, as it speeds up the generation of incrementally different configurations. The reconfigurable array has a complete graph topology, which yields unprecedented programmability, including assembly programming. Besides being useful for optimising programs, assembly programming is invaluable for working around post-silicon hardware, software, or compiler issues. Results on core area, frequency, power, and performance running different codes are presented and compared to other implementations.
Description
Keywords
Reconfigurable computing Coarse-grained reconfigurable arrays Heterogeneous systems Low power systems
Citation
LOPES, João D.; [et al] – Coarse-grained reconfigurable computing with the versat architecture. Electronics. Vol. 10, N.º 6 (2021), pp. 1-23
Publisher
MDPI