| Name: | Description: | Size: | Format: | |
|---|---|---|---|---|
| 623.36 KB | Adobe PDF |
Advisor(s)
Abstract(s)
Edge devices are becoming smarter with the integration of machine learning methods, such as deep learning, and are therefore used in many application domains where decisions have to be made without human intervention. Deep learning and, in particular, convolutional neural networks (CNN) are more efficient than previous algorithms for several computer vision applications such as security and surveillance, where image and video analysis are required. This better efficiency comes with a cost of high computation and memory requirements. Hence, running CNNs in embedded computing devices is a challenge for both algorithm and hardware designers. New processing devices, dedicated system architectures and optimization of the networks have been researched to deal with these computation requirements. In this paper, we improve the inference execution times of CNNs in low density FPGAs (Field-Programmable Gate Arrays) using fixed-point arithmetic, zero-skipping and weight pruning. The developed architecture supports the execution of large CNNs in FPGA devices with reduced on-chip memory and computing resources. With the proposed architecture, it is possible to infer an image in AlexNet in 2.9 ms in a ZYNQ7020 and 1.0 ms in a ZYNQ7045 with less than 1% accuracy degradation. These results improve previous state-of-the-art architectures for CNN inference.
Description
Keywords
Deep learning Convolutional neural network Smart edge devices Zero-skipping Pruning FPGA
Citation
VÉSTIAS, Mário P.; [et al] – Fast convolutional neural networks in low density FPGAs using zero-skipping and weight pruning. Electronics. ISSN 2079-9292. Vol. 8, N.º 11 (2019), pp. 1-24
Publisher
MDPI