Repository logo
 
No Thumbnail Available
Publication

FPGA implementation of IEEE 802.15.3C receiver

Use this identifier to reference this record.
Name:Description:Size:Format: 
FPGA IMPLEMENTATION OF IEEE 802.15.3C RECEIVER.pdf282.63 KBAdobe PDF Download

Advisor(s)

Abstract(s)

This paper presents the implementation of the OFDM demodulator and the Viterbi decoder, proposed as part of a wireless High Definition video receiver to be integrated in an FPGA. These blocks were implemented in a Xilinx Virtex-6 FPGA. The complete system was previously modeled and simulated using MATLAB/Simulink to extract importante hardware characteristics for the FPGA implementation.

Description

Keywords

Citation

VÉSTIAS, Mário Pereira; SARMENTO, Helena – FPGA implementation of IEEE 802.15.3C receiver. In IEEE 16Th International Symposium on Consumer Electronics (ISCE). IEEE, 2012. ISBN: 978-1-4673-1356-8

Research Projects

Organizational Units

Journal Issue

Publisher

IEEE

CC License