| Name: | Description: | Size: | Format: | |
|---|---|---|---|---|
| 1.34 MB | Adobe PDF |
Advisor(s)
Abstract(s)
In this brief, a read-only-memoryless structure for binary-to-residue number system (RNS) conversion modulo {2(n) +/- k} is proposed. This structure is based only on adders and constant multipliers. This brief is motivated by the existing {2(n) +/- k} binary-to-RNS converters, which are particular inefficient for larger values of n. The experimental results obtained for 4n and 8n bits of dynamic range suggest that the proposed conversion structures are able to significantly improve the forward conversion efficiency, with an AT metric improvement above 100%, regarding the related state of the art. Delay improvements of 2.17 times with only 5% area increase can be achieved if a proper selection of the {2(n) +/- k} moduli is performed.
Description
Keywords
Arithmetic Binary-to-RNS Forward conversion Residue number systems
Citation
MATUTINO, Pedro Miguens; CHAVES, Ricardo; SOUSA, Leonel - Arithmetic-based binary-to-RNS converter modulo {2(n)+/- k} for jn-Bit dynamic range. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. ISSN. 1063-8210. Vol. 23, N.º 3 (2015), pp. 603-607
Publisher
IEEE-Institute Electrical Electronics Engineers INC