

Modular nine-level single-phase inverter with quadruple voltage gain using reduced blocking voltage switches

V. Fernão Pires^{a,d}, Armando Cordeiro^{b,d}, Daniel Foito^{a,e}, Joaquim Monteiro^{b,c,d,*}, Hao Chen^f, J. Fernando Silva^{d,g}

^a ESTSetúbal, Polytechnic University of Setúbal, Setúbal 2914-508, Portugal

^b ISEL, Polytechnic University of Lisbon, Lisboa 1959-007, Portugal

^c UnIRE, ISEL, Polytechnic University of Lisbon, Lisboa 1959-007, Portugal

^d INESC-ID, Lisbon 1049-001, Portugal

^e CTS-UNINOVA and LASI, New University of Lisbon, Caparica 2829-516, Portugal

^f School of Electrical and Power Engineering, China University of Mining and Technology, Xuzhou 221116, China

^g IST, University of Lisbon, Portugal

ARTICLE INFO

Keywords:

Boost inverter
Nine-level
Multilevel inverter
High-voltage gain
Self-balanced

ABSTRACT

This paper presents a novel approach to enhancing modular voltage source inverters, focusing on achieving high-voltage gain and minimizing harmonic distortion. The suggested solution includes a transformerless, single-phase, nine-level voltage source inverter that cuts down on the number of passive parts that are needed while still achieving a high-voltage gain of up to four times the input DC voltage sources. An essential feature of this topology is that all the switches are subjected to a maximum blocking voltage four times lower than the maximum AC voltage that can be applied to the load. Consequently, this leads to a significant reduction in the Total Voltage Blocking, standardization of the power semiconductors, and converter modularity structure. Furthermore, the proposed inverter topology presents voltage self-balancing capability, eliminating any balancing issues for the two floating capacitors of each voltage source inverter. The theoretical assumptions put forward in this study will be tested through experimental results obtained from a laboratory prototype.

1. Introduction

While two-level voltage source inverters (VSIs) provide advantages in control simplicity and cost over comparable topologies, they have significant limitations, including limited output voltage levels and high total harmonic distortion (THD). Their use also necessitates high-power switches and often requires output filtering to mitigate poor power quality. In order to mitigate these limitations, various multilevel inverter (MLI) topologies have been considered for implementation in contemporary applications, encompassing electric vehicles (EVs) [1], more electric aircraft [2], renewable energy conversion systems [3], railway systems [4], and medium- or high-voltage direct current (HVDC) systems [5]. The utilization of MLIs enables the circumvention of the majority of limitations inherent in two-level inverters. MLIs enhance power quality through the generation of staircase-like output voltage waveforms characterized by reduced total harmonic distortion (THD). Depending on the requisite quality of the AC output voltages, MLIs

possess the capability to obviate the need for output filters. Moreover, the distribution of voltage stress among the switches in MLIs results in a reduction of voltage step stresses (dv/dt) imposed on the semiconductor switches, thereby yielding a concomitant decrease in electromagnetic interference (EMI). Operation at reduced switching frequencies is also feasible, leading to enhanced power efficiency, particularly when semiconductor switch conduction losses are minimized. Certain MLI topologies exhibit modular architectures, which afford the advantage of increased voltage and current handling capabilities. One example of such a topology is the modular multilevel converter (MMC), which is designed for high-power, medium-voltage, and high-voltage energy conversion systems [6,7]. The basic concept of the modular multilevel converter is based on a modular arm structure. It utilizes classical two-level voltage source inverter arm structures, with each arm having the same voltage blocking capability. Surveys of other multilevel topologies based on classical two-level voltage source inverter arm structures can also be found in [8,9]. The cascaded H-bridge (CHB) [10,

* Corresponding author.

E-mail address: joaquim.monteiro@isel.pt (J. Monteiro).

<https://doi.org/10.1016/j.prime.2025.100920>

Received 25 October 2024; Received in revised form 24 January 2025; Accepted 3 February 2025

Available online 8 February 2025

2772-6711/© 2025 The Author(s). Published by Elsevier Ltd. This is an open access article under the CC BY-NC license (<http://creativecommons.org/licenses/by-nc/4.0/>).




Fig. 1. Circuit topology of the proposed Boost nine-level voltage source inverter (FB2HB9 L).

11], neutral point clamped (NPC) [12], and flying capacitor (FC) [13] topologies are among the most popular multilevel converter architectures used in industrial and renewable energy applications. Other hybrid or mixed topologies have been developed over the last few years. For example, a hybrid topology that consists of an active-neutral-point converter (ANPC) stage and an H-bridge converter stage can be found in [14]. A hybrid structure utilizing a classical single-phase and three-phase two-level voltage source inverter was proposed in [15]. Another hybrid structure, integrating flying capacitor and switched-capacitor cells, was presented in [16]. Additionally, a hybrid structure incorporating T-Type and flying capacitor multilevel cells was also proposed in [17]. A review of some key mixed multilevel topologies can be found in [18,19]. However, these topologies often require a significant number of components (power devices, diodes, and capacitors), which increases with the number of voltage levels, and they typically do not provide voltage boost capability. In general, the cost of MLIs is directly influenced by the component count, boost capability, and the total blocking voltage (TBV) that the semiconductor switches must withstand [20]. Multilevel solutions with many voltage levels but relatively few power semiconductors have been proposed [21,22]. However, these solutions often require a significant number of magnetic components.

The study and development of multilevel inverters (MLIs) with higher voltage levels, lower total harmonic distortion (THD), reduced

voltage stress on power switches, smaller filters, and a decreased component count have been ongoing over the past few years. Several MLIs with fewer devices and other significant features are reviewed and compared in references [20] and [23,24]. Next, some relevant topologies proposed in the literature with nine or more voltage levels are reviewed. References [25] propose a nine-level boosted multilevel inverter (MLI) topology capable of achieving double voltage gain. This solution requires ten switches, one diode, two capacitors, and a single DC source. A topology with slightly fewer switches (nine) but the same boost capability was presented in [26]. However, it requires an additional diode. Reference [27] presented a topology with the same number of switches and boost capability but requiring more capacitors. Reference [28] presented a topology with quadruple boost capability. However, this requires a significantly higher component count (switches, diodes, and capacitors). Reference [29] proposed another topology with the same boost capability but a reduced component count, requiring ten switches, one diode, and two capacitors. Reference [30] proposes another quadruple-boost topology with a further reduced switch count of eight. However, it requires three diodes and three capacitors. Reference [31] also presented a quadruple-boost topology but requires more switches (fourteen), although it eliminates the need for diodes and reduces the capacitor count to two. A nine-level topology without diodes was proposed in [32]. However, this design does not provide boost capability. In [33], a reduced component count asymmetric Envelope Type (E-Type) module is proposed. This solution requires four DC sources, ten switches, thirteen levels, and an output voltage that can be up to five times the input voltage of the DC sources. This answer utilizes a sophisticated modulation technique with selective harmonic elimination. Proposal [34] presents an expanded version of the prior solution that achieves output voltages of up to six times the input DC source. It requires two DC sources, two capacitors, and 14 switches to achieve thirteen levels. A thirteen-level SCMLI structure is also proposed in [35], which has self-balancing and six times boost capability. This topology requires a single DC source, thirteen switches, two diodes, and three capacitors. The modulation strategy is based on a fundamental frequency PWM control (FFC) technique combined with a high switching frequency PWM control (HFC) strategy. A topology with similar characteristics was also proposed in [36]. A nine-level modified Pack U-Cell (MPUC) inverter with double voltage gain for photovoltaic applications is presented in [37]. Despite requiring fewer components, it still needs two input DC sources and some filtering components. Another nine-level combined PUC and NPC topology is presented in [38], which uses eight switches, four capacitors, and a single DC source. This last topology is able to achieve capacitor self-voltage balance but is unable to provide any voltage gain relative to the input DC source. A new nine-level Packed E-Cell (PEC) structure is presented in [39]. The proposed solution is a modification of the PUC topology, where two U-Cells are replaced by one E-Cell. It requires one DC source, two capacitors, and eight switches. However, this topology presents a unity voltage gain. The modulation is based on a half-parabola carrier designed to provide active capacitor voltage balancing. In [40], another interesting topology is introduced that is based on a modular configuration using full-bridge voltage source inverters (VSI). However, it only allows for seven voltage levels and a triple voltage gain. Additionally, the switches require different blocking voltage capabilities, and half of them must support the maximum level of the output AC voltage. Thus, some switches with high voltage stress are required. From the analysis of these topologies, it is possible to see that the characteristic that defines those with a lower switch count and boost capability is their requirement for switches that can handle different voltage stresses. On the other hand, they also require switches that must support blocking voltages equal to or at least half of the maximum AC voltage level.

This paper proposes a single-phase nine-level inverter topology with a reduced number of components and high boost capability. In addition to the reduced component count, the proposed solution also features a modular structure that utilizes only single-phase full-bridge and half-

Table 1
Switching states to achieve nine-level.

Voltage Level	Switches On	C ₁₁	C ₁₂	C ₂₁	C ₂₂
$+4V_{DC}$	T ₁₁ , T ₁₄ , T ₁₆ , T ₁₇ , T ₂₂ , T ₂₃ , T ₂₅ , T ₂₈	↓	↓	–	–
$+3V_{DC}$	T ₁₁ , T ₁₄ , T ₁₆ , T ₁₇ , T ₂₂ , T ₂₃ , T ₂₅ , T ₂₇	↓	↓	–	–
$+2V_{DC}$	T ₁₁ , T ₁₄ , T ₁₅ , T ₁₇ , T ₂₂ , T ₂₃ , T ₂₅ , T ₂₇	↓	↑	–	–
$+V_{DC}$	T ₁₁ , T ₁₄ , T ₁₅ , T ₁₈ , T ₂₂ , T ₂₃ , T ₂₅ , T ₂₇	↑	↑	–	–
0	T ₁₁ , T ₁₄ , T ₁₅ , T ₁₈ , T ₂₁ , T ₂₄ , T ₂₅ , T ₂₈	↑	↑	↑	↑
$-V_{DC}$	T ₁₂ , T ₁₃ , T ₁₅ , T ₁₇ , T ₂₁ , T ₂₄ , T ₂₅ , T ₂₈	–	–	↓	↓
$-2V_{DC}$	T ₁₂ , T ₁₃ , T ₁₅ , T ₁₇ , T ₂₁ , T ₂₄ , T ₂₅ , T ₂₇	–	–	↑	↓
$-3V_{DC}$	T ₁₂ , T ₁₃ , T ₁₅ , T ₁₇ , T ₂₁ , T ₂₄ , T ₂₆ , T ₂₇	–	–	↑	↑
$-4V_{DC}$	T ₁₂ , T ₁₃ , T ₁₅ , T ₁₈ , T ₂₁ , T ₂₄ , T ₂₆ , T ₂₇	–	–	↑	↑

↑ capacitor under charge ↓ capacitor under discharge.

bridge voltage source inverters (VSIs). Another important characteristic that is not typical in inverters with a reduced number of components is that the switches support identical blocking voltages. Moreover, the blocking voltage supported by these switches is four times less than the peak AC voltage. These two characteristics were key considerations in the development of the topology: equal voltage stress across all switches and very low voltage stress relative to the maximum output AC voltage. Finally, another advantage that can be mentioned is its high voltage

gain. The topology employs two equal DC sources, sixteen switches, four diodes, and four capacitors. The maximum output AC peak voltage achieved is four times greater than the voltage of the DC sources, while the maximum blocking voltage of all the switches is four times less than the peak AC voltage. The ability to use the well-known multilevel phase opposition disposition multicarrier pulse width modulation (POD-MCPWM) is another advantage. Additionally, the proposed topology enables self-balancing voltage through the converter's intrinsic operation.

2. Proposed nine-level boost inverter

2.1. Topology configuration

The topology of the proposed Full-Bridge-Two-Half-Bridge Nine-level boost voltage source inverter (FB2HBN₉ L) is presented in Fig. 1. This topology is characterized by two DC voltage sources V_{DC1} and V_{DC2} ($V_{DC1} \approx V_{DC2} \approx V_{DC}$) four capacitors and sixteen unidirectional voltage switches. The topology was also developed in a modular way since eight unidirectional voltage switches can be assembled from two single-phase full-bridges and the remaining eight unidirectional voltage switches can be assembled from four single-phase half-bridges. In this context, the




Fig. 2. Operation modes associated to each positive voltage levels associated to the proposed converter.




Fig. 3. Equivalent circuit for maximum output voltage $+4V_{DC}$.

mentioned modularity refers to the fact that the proposed topology was developed using classical two-level arm structures, where all the arms exhibit the same voltage blocking capability. Assuming that all components are ideal and that the circuit is operating in steady state operation at continuous conduction mode (CCM) each capacitor voltage equals the DC voltage value V_{DC} . Given all the possible switch combinations (Table 1) the maximum output voltage V_o can attain four times the V_{DC} value. Table 1 shows the nine AC output voltage levels $+4V_{DC}$, $+3V_{DC}$, $+2V_{DC}$, $+V_{DC}$, 0 , $1V_{DC}$, $-2V_{DC}$, $-3V_{DC}$ and $-4V_{DC}$.

2.2. AC output voltage levels generation

The operation modes of the proposed converter leading to each positive voltage level that can be applied to the load are shown in Fig. 1.

The maximum positive voltage level ($+4V_{DC}$) is achieved by turning ON switches T_{11} , T_{14} , T_{16} , T_{17} , T_{22} , T_{23} , T_{25} and T_{28} , being the voltage applied to the load equal to the series connection of both DC voltage source V_{DC1} and V_{DC2} and two capacitors (C_{11} and C_{12} as described in Fig. 2(a)). To obtain the voltage level $+3V_{DC}$, the switches T_{11} , T_{14} , T_{16} , T_{17} , T_{22} , T_{23} , T_{25} and T_{27} must be in turned ON (see Fig. 2(b)). In this condition the capacitor C_{11} is connected in series with both DC voltage source to supply the load and the capacitor C_{12} is charged by the upper DC voltage source. The third voltage level ($+2V_{DC}$) is achieved by turning ON switches T_{11} , T_{14} , T_{15} , T_{17} , T_{22} , T_{23} , T_{25} and T_{27} (see Fig. 2(c)). In this mode the load is supplied by the series of both DC voltage sources and both capacitors C_{11} and C_{12} are simultaneously charged. To obtain the voltage level $+V_{DC}$, the switches T_{11} , T_{14} , T_{15} , T_{18} , T_{22} , T_{23} , T_{25} and T_{27} must be in turned ON (see Fig. 2(d)).

In the $+V_{DC}$ mode the load is only supplied by the upper DC voltage sources and both capacitors C_{11} and C_{12} are simultaneously charged. The zero voltage level is ensured by the turned ON (see Fig. 2(f)) of T_{12} , T_{13} , T_{15} , T_{18} , T_{21} , T_{23} , T_{25} and T_{28} . In the zero mode none of the capacitors are charged. The negative voltage levels can be obtained in a similar way, as presented in Table 1.

2.3. Self-voltage balance of the capacitors

The proposed solution to self-balance the voltage of the capacitors is equivalent to the series-parallel technique used to achieve self-voltage balance of capacitors as described in [41]. According with the example of Fig. 2(d) and (e) the capacitors C_{11} and C_{12} are in parallel with the dc source V_{DC1} and charged to the voltage V_{dc} when the switches T_{15} and T_{18} are turned on during the $+V_{DC}$ and zero voltage level. In this condition both diodes D_{11} and D_{12} are also turned on. Conversely, the recharged capacitors C_{11} and C_{12} are in series connection with dc source V_{DC1} when the switches T_{16} and T_{17} are turned on, while the diodes D_{11} and D_{12} become reverse biased, so that C_{11} and C_{12} and dc source V_{DC1} are able to output in series, having the total amplitude of $3V_{DC}$. This can be seen in Fig. 2(a) and (b). A similar operation happens with capacitors C_{21} and C_{22} during the remaining half-cycle of the output voltage. Notice that in the proposed topology the upper

capacitors discharge/charge more than the lower capacitor. This happens during the $\pm 2V_{DC}$ levels (see example of Fig. 2(c) for $+2V_{DC}$).

When the fully recharged capacitors start to discharge and pump the internal stored energy to load for generating more voltage levels, the voltages are reduced from their expected initial value ($2V_{DC}$ or $3V_{DC}$) until the coming of the next charging period. Therefore, voltage ripple appear on each capacitor C_{11} , C_{12} , C_{13} , C_{14} . Taking the discharging durations of all capacitors and the load current at each level into consideration, the appropriate capacitance can be calculated and selected. Therefore, the voltage ripple of each capacitor can be limited within a certain allowable range according to the capacitance calculations are given in subsection D.

2.4. Designs of the inverter components

This section presents the general considerations to design capacitors and semiconductor ratings of the proposed topology. The total equivalent capacitance C_T can be designed based on the following relations of input and output power, assuming a RL constant load:

$$\eta p_i = \eta V_{DC} i_{in} = p_o = v_o i_o$$

$$\varphi = \arctg\left(\frac{\omega L}{R + ESR_C}\right) \quad (1)$$

$$\eta V_{DC} i_{in} = \sqrt{2} U_o \sin(\omega t) \sqrt{2} I_o \sin(\omega t - \varphi) \quad (2)$$

$$I_o = \frac{U_o}{\sqrt{(R + ESR_C)^2 + (\omega L)^2}} \quad (3)$$

$$\eta V_{DC} i_{in} = \frac{2 U_o I_o}{2} [\cos(\varphi) + \cos(2\omega t - \varphi)] \quad (4)$$

$$i_{in} = \underbrace{\frac{U_o I_o}{\eta V_{DC}} \cos(\varphi)}_{i_{in-AV}} + \underbrace{\frac{U_o I_o}{\eta V_{DC}} \cos(2\omega t - \varphi)}_{i_{in-AC}} \quad (5)$$

$$v_{C-AC} = \frac{1}{C_T} \int_0^{\omega t} i_{in-AC} dt = \frac{U_o I_o}{2\omega C_T \eta V_{DC}} \sin(2\omega t) \quad (6)$$

$$\Delta v_{C-AC} = 2 \frac{U_o I_o}{2\omega C_T \eta V_{DC}} = \frac{U_o I_o}{\omega C_T \eta V_{DC}} = \frac{P_o}{\omega C_T \eta V_{DC}} \quad (7)$$

$$C_T = \frac{P_o}{\omega \eta V_{DC} \Delta v_{C-AC}} \quad (8)$$

where P_o is the maximum output power; ω is the fundamental frequency; η is the efficiency of the converter; ESR_C is the equivalent series resistance of the capacitors; V_{DC} is the input voltage of the converter; U_o is the maximum output voltage; I_o is the maximum output current and Δv_{C-AC} is the voltage ripple which is usually acceptable between 2 % to 5 % of the desired output voltage. In the previous equations v_o , i_o , p_o , p_i , i_{in} and φ are the instantaneous output voltage, the instantaneous output current, the instantaneous output power, the instantaneous input power, the instantaneous input current and phase displacement between the output voltage and output current. Taking as example a simplified model where the maximum output voltage ($+4V_{DC}$) is applied, the circuit can be designed as presented in Fig. 3. In this case two capacitors and two power sources are connected in series. Eq. (9) is similar to Eq. (8) but in this case, it is considering that the two input power sources V_{DC1} and V_{DC2} ($V_{DC1} \approx V_{DC2} \approx V_{DC}$) maintains a fixed and constant voltage, leading to a more accurate calculation of the required capacitance considering only the voltage associate to two capacitors. Considering other examples presented in Fig. 3 will lead to similar results. Thus, considering that each power source (V_{DC}) maintains a fixed and constant voltage, the equivalent capacitance of each capacitor can be designed as:




Fig. 4. Block diagram circuits for the generation of the transistor gate signals for the upper and lower converter.

$$C'_T = \frac{(U_o - 2V_{DC})I_o}{\omega \eta V_{DC} \Delta v_{C-AC}} \quad (9)$$

Since capacitors are connected in series in this structure (see Fig. 3a), each capacitor C must have $2C'_T$.

Alternatively, the capacitors design can also be calculated during the largest discharging gap for pumping the stored energy to load side in a cycle. Assuming an inductive load, the continuous discharging amount of C'_T during its largest discharging gap $[\theta_1, \theta_2]$ (which happens for the highest output voltage level), can be calculated as:

$$\Delta Q'_T = \int_{\theta_1}^{\theta_2} \sqrt{2} I_o \sin(\omega t - \varphi) dt \quad (10)$$

Therefore, the capacitance of C'_T should satisfy:

$$\begin{aligned} C'_T &> \frac{1}{\Delta v_{C-AC}} \int_{\theta_1}^{\theta_2} \sqrt{2} I_o \sin(\omega t - \varphi) dt \Rightarrow C'_T \\ &> \frac{\sqrt{2} I_o}{\omega \Delta v_{C-AC}} [\cos(\omega \theta_1 - \varphi) - \cos(\omega \theta_2 - \varphi)] \end{aligned} \quad (11)$$

Where $\theta_2 - \theta_1$ is the total amount of time during the largest discharging gap for pumping the stored energy to load side in a cycle.

The expression of the power ripple (P_R) loss and average power conduction losses (P_C) of each capacitor can be calculated using Eqs. (12) and (13), respectively.

$$P_R = C(\Delta v_{C-AC})^2 f \quad (12)$$




Fig. 5. Theoretical POD-MCPWM for the proposed FB2HB9 L inverter, gating signals of the switches and AC output voltage waveform.

$$P_C = \frac{1}{T} \int_0^T R_{ESR} i_{in}^2 dt \quad (13)$$

where T and R_{ESR} are the operation period and the equivalent series resistance of the capacitor, respectively. In this topology all transistors must withstand a maximum reverse voltage of V_{DC} with average current value given by (14).

$$I_T = \frac{1}{2\pi} \int_0^{2\pi} \sqrt{2} I_o \sin(\omega t - \varphi) d\omega t = \frac{\sqrt{2} I_o}{\pi} \cos(-\varphi) \quad (14)$$




Fig. 6. Simulation result of the output voltage (V_o) of the proposed nine-level inverter. This result was obtained with $m_a = 0.93$.

Table 2

Comparison of the proposed multilevel converter with similar nine-level topologies.

Topology →	[15]	[25]	[26]	[27]	[28]	[29]	[30]	[31]	[32]	FB2HB9L
voltage gain	2	2	2	2	4	4	4	4	1	4
number of switches	8	10	9	9	24	10	8	14	10	16
number of diodes	1	1	2	1	4	1	3	0	0	4
number of capacitors	2	2	2	4	8	2	3	2	4	4
self-balance capability	yes	yes	yes	Yes	yes	yes	yes	yes	yes	yes
maximum reverse voltage of switches	V_o	$3V_o/4$	$V_o/2$	V_o	V_o	V_o	$V_o/2$	$V_o/2$	$V_o/2$	$V_o/4$
Total Blocking Voltage (pu)	5	6	6.5	5	6.5	5.75	5.75	4.75	5.5	5
All switches must support the same blocking voltage	no	no	no	No	no	no	no	no	no	yes
modularity	no	yes	no	No	yes	no	no	no	no	yes
Efficiency	96.47 % @333.3W	95 % @750W	94.18 % @200W	97.5 % @1.2kW	96.21 % @100W	94.25 % @500W	93 % @500W	93 % @250W	96.8 % @500W	93.1 % @ 1kW
Cost[€]/kW	37.2	27.9	43.1	45.8	125.9	22.3	83.4	108.4	33.6	58.32

3. Modulation strategy

The generation of driving signals to turn the switches *ON* or *OFF* will be implemented through a phase-opposition-disposition Multicarrier Pulse Width Modulation (*POD-MCPWM*). This classic modulator consists into n carrier level-shifted triangular signals (i.e. with different offset values), with half of them in phase opposition with only one sinusoidal modulating waveform. Therefore, for a nine-level converter with classic *POD-MCPWM* eight high-frequency carrier triangular waveforms and one low frequency sinusoidal modulating waveform are needed. The output pulses are thereby combined to produce the respective n -level staircase output voltage waveform [42]. As the proposed topology is composed by two cascaded converters, a modified version of the *POD-MCPWM* needing only five carrier triangular signals and two phase-opposition sinusoidal modulating waveforms is used. A simplified block diagram of this modulation for the upper and lower converter can be seen in Fig. 4.

Accordingly, the intersection of the sinusoidal modulating waveform f_w with f_{s1} - f_{s5} generate the gate drive signals for the devices of the upper converter (T_{11} - T_{18}) which corresponds to the output voltage of the top converter, namely V_{AB} . The intersection of the sinusoidal modulating waveform f_w (which is in phase-opposition with f_w) with f_{s1} - f_{s5} generate the gate drive signals for the devices of the lower converter (T_{21} - T_{28}) which corresponds to the output voltage of the lower converter, namely V_{CD} . Finally, the output voltage is the voltage difference between both converters (V_o). The Theoretical *POD-MCPWM* waveforms

for the proposed *FB2HB9 L* inverter can be seen in Fig. 5. It should be noted that the carrier waveforms do not exhibit the typical format due to the asymmetric operation of each module. As shown in Fig. 6, the AC output voltages generated by each module are asymmetric. A symmetric AC voltage is only achieved through the combination of both modules. Each module generates three positive voltage levels and one negative voltage level (see Fig. 6). The output voltage is the difference between the two modules, $V_{AB} - V_{CD}$. For example, the three positive voltage levels are generated by the upper module using its three voltage levels (while the lower module remains at zero). The fourth voltage level is obtained using the negative voltage level of the lower module (the difference yields the four voltage levels). Therefore, since the fourth voltage level is generated by the lower module, instead of using a carrier above the other carriers, a carrier at the top but for the other module (in a symmetric position) must be used.

4. Comparison with other seven-level topologies

In order to evaluate the advantages and disadvantages of the proposed *FB2HB9 L*, a comparative study is performed in this section. As a basis for comparison, the analysed multilevel topologies are expected to have the same output voltage levels. The comparative analysis is done considering several characteristics as presented in 2. One of the characteristics is the Total Blocking Voltage (*TBV_{pu}*), which is defined in [30], and is given by the following equation:

Table 3
Parameters of the system.

Description	Value
C_{11}, C_{12}	1000 μH
C_{21}, C_{22}	1000 μH
V_{DC}	100 V
Load	100 Ω , 40 mH
POD-MCPWM modulator	12 kHz
sinusoidal modulating waveforms	50 kHz
modulation index (m_a)	0.93
Output Voltage V_o (for $m_a=0.93$)	240 V _{RMS}
Nominal Power (P_o)	1 kW

$$T_{BV-pu} = \frac{\sum_{i=1}^2 \sum_{j=1}^8 V_{Max-Tij} + \sum_{k=1}^2 \sum_{l=1}^2 V_{Max-Dkl}}{V_{o_Max}} \quad (15)$$

where $V_{Max-Tij}$, $V_{Max-Dkl}$ and V_{o_Max} are the transistor maximum blocking voltage, the diode maximum voltage and maximum output voltage, respectively.

Comparing the proposed multilevel *FB2HB9 L* with similar nine-voltage level topologies, taking into consideration the several parameters presented in Table 2, it is possible to see that there are advantages and also some disadvantages. None of the solutions is ideal, as expected,

with each presenting strengths in different areas. It is therefore essential to consider all solutions to provide options with respect to the intended application and its specific requirements. As can be seen in this Table, the proposed *FB2HB9 L* together with the topologies [28] [29], [30], and [31] present the higher voltage gain. As disadvantages, it can be seen that *FB2HB9 L* requires more switches, diodes and capacitors than most topologies, but when this comparison is among the topologies with higher voltage gain is not the worst. On the other hand, it is the topology that requires lower maximum reverse voltage ratings in all switches and is among those that present the reduced total blocking voltage. Additionally, *FB2HB9 L* is the only topology where all the switches must hold-off the same blocking voltage, one-quarter of the peak output voltage, and presents the higher modularity (using classical full- and half-bridges). With regard to efficiency, the reported values for the other solutions were obtained under different power conditions. However, comparison of the proposed solution's efficiency reveals that it is consistent with the performance of the other solutions. Consequently, two primary advantages of the proposed solution can be identified: namely, uniform voltage stress across all switches and a substantially reduced voltage stress in comparison to the maximum output AC voltage. Another aspect presented in the comparative table is the cost of the converters. Each topology has different power characteristics, which is why the cost per kW was introduced to make the comparative analysis as fair as possible. There are several factors that are difficult to consider




Fig. 7. Simulation result of the output current waveform (I_o) of the proposed nine-level inverter. This result was obtained with $m_a = 0.93$.




Fig. 8. Simulation result of the capacitor voltages in steady-state operation: V_{C11} (up) and V_{C12} (down).




Fig. 9. Simulation results of the output voltages (a) on the first converter V_{AB} (b) on the second converter V_{CD} .




Fig. 10. Simulation result of the output voltage V_o of the proposed nine-level inverter. This result was obtained for a change in the modulation index from $m_a = 0.93$ to $m_a = 0.66$.




Fig. 11. Simulation result of the capacitor voltages ($V_{C11}(\text{up})$ and $V_{C12}(\text{down})$) of the proposed nine-level inverter. This result was obtained for a change in the modulation index from $m_a = 0.93$ to $m_a = 0.66$.




Fig. 12. Photograph of the laboratory prototype of the proposed *FB2HB9 L* topology; 1 – DC power sources VDC1 and VDC2 (each up to 150 VDC, 20 A); 2 – Digital Signal Processor model DSPACE1104 with the modulation strategy implemented; 3 – gate drive circuit board to turn on/turn off the power devices; 4 – Proposed power converter divided in two sections (the power semiconductors and diodes modules are from Semikron, namely SKM400GB12T4 - 1200 V dual IGBT and SKKE 81/08, single diode; 800 V; If: 80A; SEMIPACK1 module. The aluminium electrolytic capacitors adopted in the laboratory prototype are 1000 μF -400 VDC; 5 - Resistive and inductive load; 6 – Oscilloscope Yokogawa DL1540 with current and voltage probes.

regarding cost, as only manufacturers have the necessary experience to implement and sell converters on a larger scale. However, this provides at least some insight into the cost. This analysis reveals that no single topology exhibits advantages across all aspects, as expected. Therefore, no perfect solution exists, with each topology offering specific strengths in different areas. Regarding the proposed topology, one key advantage is that all switches experience the same voltage stress. In contrast, other topologies require switches with varying voltage ratings, which can present challenges in terms of maintenance and inventory management. It also exhibits the lowest switch voltage stress, as it is only one-fourth of the maximum output AC voltage. Finally, the topology is also found in those configurations that present greater voltage gain.

5. Simulation verification

The proposed *FB2HB9 L* as a boost voltage source inverter was first tested using the well-established simulator MATLAB/Simulink, utilizing components from the Simscape Electrical component libraries. For this study, the system parameters listed in Table 3 were considered.

A first test with modulation index (m_a) 0.93 was conducted. The obtained results, presented in Fig. 6 and Fig. 7, show the nine-level output voltage operation of the proposed inverter, achieving a peak voltage of $4V_{DC}$, together with the sinusoidal output current. The output current in the *RL* load presents a $THD_i = 2.1\%$. Regarding the output voltage the THD_v value is 18.2%. The voltages in the capacitors C_{11} and C_{12} can be seen in Fig. 8. This figure shows that the upper capacitor (C_{11}) has a slightly higher ripple (discharges more) compared to the lower capacitor (C_{12}). Fig. 9 shows the output voltage on the first converter




Fig. 13. Experimental result of the output voltage (V_o) (CH1) and output current waveform (I_o) (CH2) of the proposed nine-level inverter. This result was obtained with $m_a = 0.93$.




Fig. 14. Experimental result of the capacitor voltages in steady-state operation: V_{C11} (CH1) and V_{C12} (CH2).




Fig. 15. Experimental result of the voltage on the first converter V_{AB} (CH1) and the output voltage on the second converter V_{CD} (CH2).




Fig. 16. Experimental result of the output voltage (V_o) of the proposed seven-level inverter. This result was obtained considering a transition in the modulation index from $m_a = 0.93$ to $m_a = 0.66$.




Fig. 17. Experimental result of the capacitor voltages considering a transition in the modulation index from $m_a = 0.93$ to $m_a = 0.66$: V_{C11} (CH1) and V_{C12} (CH2).

(V_{AB}) and the output voltage on the second converter (V_{CD}). From these waveforms it is possible to conclude that output voltages are in conformity with the theoretical *POD-MCPWM* proposed. The proposed *FB2HB9 L* inverter was also tested in transient conditions. Fig. 10 shows the obtained AC output voltage for a modulation index transition from $m_a = 0.93$ to $m_a = 0.66$. As anticipated, a reduction in the modulation index results in a decrease in both the output voltage and the number of voltage levels, as evidenced by the figure. The voltages in the capacitors C_{11} and C_{12} considering the modulation index transition from $m_a = 0.93$ to $m_a = 0.66$ are shown in Fig. 11. This figure displays that only capacitor C_{11} is affected by the duty cycle, as only seven-levels are active when $m_a = 0.66$.

6. Laboratory validation

A laboratory prototype of the proposed *FB2HB9 L* as a boost voltage source inverter was built, using off-the-shelf components, to compare experiments with simulations and theoretical assumptions. For comparison purposes, the same parameters used in the simulations were applied. A photograph of a 1 kW laboratory prototype and the laboratory workbench can be seen in Fig. 12, with some details of the adopted equipment and components. In this photograph is possible to see: 1 – DC power sources VDC1 and VDC2 (each up to 150 V_{DC}, 20 A); 2 – Digital Signal Processor model DSPACE1104 with the modulation strategy implemented; 3 – gate drive circuit board to turn on/turn off the power devices; 4 – Proposed power converter divided in two sections (the power semiconductors and diodes modules are from Semikron, namely SKM400GB12T4 - 1200 V dual IGBT and SKKE 81/08, single diode; 800 V; If: 80A; SEMIPACK1 module. The aluminium electrolytic capacitors adopted in the laboratory prototype are 1000 μ F-400 V_{DC}; 5 - Resistive and inductive load; 6 – Oscilloscope Yokogawa DL1540 with current and voltage probes.

The experimental tests began with a modulation index of $m_a = 0.93$. The obtained experimental result in Fig. 13 confirms the nine-level output voltage operation of the proposed inverter, achieving a peak voltage of $4V_{DC}$, together with the sinusoidal output current. The output current in the *RL* load presents a $THD_i = 2.4\%$. Regarding the output voltage the THD_v value is 19.8% . The voltages in the capacitors C_{11} and C_{12} can be seen in Fig. 14, where CH1 represents V_{C11} and CH2 represents V_{C12} . This figure confirms that the upper capacitor (C_{11}) has a slightly higher ripple (discharges more) compared to the lower capacitor (C_{12}). Fig. 15 shows the output voltage on the first converter (V_{AB} -CH1) and the output voltage on the second converter (V_{CD} -CH2). These waveforms demonstrate that the output voltages align with the theoretical *POD-MCPWM* proposed. The proposed *FB2HB9 L* inverter was also evaluated under transient conditions. Fig. 16 shows the obtained AC output voltage for a modulation index transition from $m_a = 0.93$ to $m_a = 0.66$. This figure illustrates a reduction in the output voltage and a corresponding decrease in the number of voltage levels. The voltages in the




Fig. 18. Efficiency of proposed *FB2HB9 L* prototype versus output power.




Fig. 19. Power-Loss Breakdown of the proposed *FB2HB9 L* prototype at 1 kW, 100V_{DC} input voltage, and 20 kHz switching frequency.




Fig. 20. Converter's load current THD at various load power factors.

capacitors C_{11} and C_{12} considering the modulation index transition from $m_a = 0.93$ to $m_a = 0.66$ are shown in Fig. 17. This figure shows that only capacitor C_{11} is influenced by the duty cycle, as only seven-levels are active when $m_a = 0.66$.

Considering the conditions of the previous tests and achieved results, several experiments were also performed in order to obtain the efficiency of the proposed converters. For the operation of the converter at different output powers, the efficiency curve is presented in Fig. 18. In general, the proposed converter presents a maximum efficiency of 98.8 % at 150 W and an efficiency of 93.1 % at nominal power of 1kW.

Besides the results of the overall efficiency, a study about the power-loss breakdown was also made. This important study points out the components that dominate the power-loss amongst the components of

the power converters. Fig. 19 presents the power-loss breakdown at the nominal power output of 1 kW, considering power semiconductor conduction and switching losses, and other losses (wire losses, temperature dependent losses in power components, skin and proximity effect losses, capacitors equivalent series resistances). The gate-drive and control circuit losses were not considered. The results presented in Fig. 19 show that the majority of the losses are associated with the power semiconductor devices, being 62.6 % of total losses. The conduction losses are higher than the switching losses. That are also some unknown losses around 15.4 %.

Tests evaluating the converter's load current THD at various load power factors were also conducted. Fig. 20 presents a bar graph of the obtained THD values as a function of the load power factor. This figure shows that at unity power factor, the current THD is approximately equal to the load voltage THD. However, as the power factor decreases, the current THD rapidly approaches values between 2 % and 3 %.

7. Conclusion

This paper proposes a novel single-phase, nine-level inverter topology with a quadruple boost capability. The *FB2HB9 L* topology utilizes sixteen controlled power semiconductor switches, four diodes, and four capacitors. It is one of the topologies in the literature that can employ a modular structure based on single-phase full and half-bridge voltage source inverters (VSIs). Another aspect is that all switches must withstand the same blocking voltage and present a very low total blocking voltage, characterized by a value of 5. In fact, only one of the topologies exhibited a lower value, namely 4.5. The POD-MCPWM modulation strategy adopted is relatively easy to implement in microprocessor achieving a comparatively low THD content for both output current and voltage. Additionally, all capacitors, diodes, and power devices must withstand only the input DC source voltage. The solution also provides capacitor voltage self-balancing capability using the proposed modulation. Comparison with similar topologies reveals both advantages and disadvantages. However, the proposed solution offers two key advantages: uniform voltage stress across all switches and substantially reduced voltage stress compared to the maximum output AC voltage. The experimental results show the expected voltage and current waveforms in accordance with theoretical considerations. As a consequence of the converter's multilevel operation, an AC output voltage THD of 19.8 % was achieved, with corresponding output current THD values ranging from 2 % to 3 %. With respect to efficiency, a value of 93.1 %

was obtained at a nominal power level of 1 kW. In addition to confirming the anticipated characteristics of the proposed converter, the developed laboratory prototype also demonstrated the feasibility of this approach.

CRediT authorship contribution statement

V. Fernão Pires: Writing – original draft, Validation, Methodology, Investigation, Conceptualization. **Armando Cordeiro:** Writing – review & editing, Visualization, Validation, Resources, Investigation. **Daniel Foito:** Visualization, Validation, Resources. **Joaquim Monteiro:** Writing – review & editing, Visualization, Validation, Investigation. **Hao Chen:** Writing – review & editing, Visualization, Validation, Investigation. **J. Fernando Silva:** Writing – review & editing, Visualization, Validation, Supervision.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Acknowledgements

This work was supported by national funds through UnIRE, ISEL, Polytechnic University of Lisboa and FCT Fundação para a Ciência e a Tecnologia with reference UIDB/50021/2020 and UIDB/00066/2020.0.1109/PESC.2008.4591920.

Data availability

No data was used for the research described in the article.

References

- [1] A. Sheir, M.Z. Youssef, M. Orabi, A novel bidirectional T-type multilevel inverter for electric vehicle applications, *IEEE Trans. Power Electr.* 34 (7) (2019) 6648–6658, <https://doi.org/10.1109/TPEL.2018.2871624>.
- [2] J. Ebersberger, M. Hagedorn, M. Lorenz, A. Mertens, Potentials and comparison of inverter topologies for future all-electric aircraft propulsion, *IEEE J. Emerg. Select. Topic. Power Electr.* 10 (5) (2022) 5264–5279, <https://doi.org/10.1109/JESTPE.2022.3164804>.
- [3] M. Annoukoubi, A. Essadki, Y. Akarne, Model predictive control of multilevel inverter used in a wind energy conversion system application, *e-Prime - advances in electrical engineering, Electron. Energy* 9 (2024) 100717, <https://doi.org/10.1016/j.prime.2024.100717>.
- [4] A. Poorfakhraei, M. Narimani, A. Emadi, A review of modulation and control techniques for multilevel inverters in traction applications, *IEEE Access* 9 (2021) 24187–24204, <https://doi.org/10.1109/ACCESS.2021.3056612>.
- [5] Y.N. Abdelaziz, M. Mansour, A.A. Aboushady, F. Alsokhry, K.H. Ahmed, A. S. Abdel-khalik, Y. Al-Turki, New analysis of VSC-based modular multilevel DC-DC converter with low interfacing inductor for hybrid LCC/VSC HVDC network interconnections, *Alex. Eng. J.* 95 (2024) 82–93, <https://doi.org/10.1016/j.aej.2024.03.056>.
- [6] S. Allebrod, R. Hamerski and R. Marquardt, "New transformerless scalable modular multilevel converters for HVDC-transmission", *Proc. Power Electron. Spec. Conf.* (2008), pp. 174–179, <https://doi.org/10.1109/PESC.2008.4591920>.
- [7] M.N. Raju, J.P. Sreedevi, R. Mandi, K.S. Meera, Modular multilevel converters technology: a comprehensive study on its topologies, modelling, control and applications, *IET Power Electron.* 12 (2019) 149–169, <https://doi.org/10.1049/iet-pel.2018.5734>.
- [8] G. Ezhilarasan, K. Mohanraj, Pradeep Vishnuram, Mohit Bajaj, Vojtech Blazek, Lukas Prokop, Stanislav Misak, An empirical survey of topologies, evolution, and current developments in multilevel inverters, *Alex. Eng. J.* 83 (2023) 148–194, <https://doi.org/10.1016/j.aej.2023.10.049>.
- [9] R. Barzegarkhoo, M. Forouzesh, S.S. Lee, F. Blaabjerg, Y.P. Siwakoti, Switched-capacitor multilevel inverters: a comprehensive review, *IEEE Trans. Power Electron.* 37 (9) (2022) 11209–11243, <https://doi.org/10.1109/TPEL.2022.3164508>.
- [10] Hakki Mollahasanolgu, Merve Mollahasanolgu, Emre Ozkop, Comparative study of single-phase multilevel cascaded transformerless inverters with different modulation methods, *Eng. Sci. Technol. Int. J.* 51 (2024) 101652, <https://doi.org/10.1016/j.jestech.2024.101652>.
- [11] I. Marzo, A. Sanchez-Ruiz, J.A. Barrera, G. Abad, I. Muguruza, Power balancing in cascaded H-bridge and modular multilevel converters under unbalanced operation: a review, *IEEE Access* 9 (2021) 110525–110543, <https://doi.org/10.1109/ACCESS.2021.3103337>.
- [12] V. Sonti, S. Jain, B.S.K.R. Pothu, Leakage current minimization using NPC DC decoupling method for three-phase cascaded multilevel PV inverter, *IEEE Trans. Circuits Sys. II: Express Briefs* 67 (12) (2020) 3247–3251, <https://doi.org/10.1109/TCSII.2020.2984014>.
- [13] Z. Ye, Y. Lei, Z. Liao, R.C.N. Pilawa-Podgurski, Investigation of capacitor voltage balancing in practical implementations of flying capacitor multilevel converters, *IEEE Trans. Power Electron.* 37 (3) (2022) 2921–2935, <https://doi.org/10.1109/TPEL.2021.3119409>.
- [14] Y. Li, F. Diao, Y. Zhao, A generic multivector model predictive control with symmetric pulse pattern for hybrid multilevel converters, *IEEE Trans. Ind. Electron.* 68 (12) (2021) 1218512195, <https://doi.org/10.1109/TIE.2020.3040691>.
- [15] V.F. Pires, A. Cordeiro, D. Foito, J.F. Silva, E. Romero-Cadaval, Cascaded multilevel structure with three-phase and single-phase H-bridges for open-end winding induction motor drive, *IEEE Open J. Ind. Electron. Soc.* 4 (2023) 346–361, <https://doi.org/10.1109/OJIES.2023.3309652>.
- [16] B.S. Naik, Y. Suresh, J. Venkataramanaiah, A.K. Panda, A hybrid nine-level inverter topology with boosting capability and reduced component count, *IEEE Trans. Circuit. Syst. II: Express Briefs* 68 (1) (2021) 316–320, <https://doi.org/10.1109/TCSII.2020.2998496>.
- [17] Sanjay Upreti, Bhim Singh, Narendra Kumar, A new three-phase eleven level packed e-cell converter for solar grid-tied applications, *e-Prime - advances in electrical engineering, Electron. Energy* 4 (2023) 100152, <https://doi.org/10.1016/j.prime.2023.100152>.
- [18] P.R. Bana, K.P. Panda, R.T. Naayagi, P. Siano, G. Panda, Recently developed reduced switch multilevel inverter for renewable energy integration and drives application: topologies, comprehensive analysis and comparative evaluation, *IEEE Access* 7 (2019) 54888–54909, <https://doi.org/10.1109/ACCESS.2019.2913447>.
- [19] I. Harbi, et al., Common DC-link multilevel converters: topologies, control and industrial applications, *IEEE Open J. Power Electron.* 4 (2023) 512–538, <https://doi.org/10.1109/OJPEL.2023.3291662>.
- [20] A. Salem, H. Van Khang, K.G. Robbersmyr, M. Norambuena, J. Rodriguez, Voltage source multilevel inverters with reduced device count: topological review and novel comparative factors, *IEEE Trans. Power Electron.* 36 (3) (2021) 2720–2747, <https://doi.org/10.1109/TPEL.2020.3011908>.
- [21] S.K. Yadav, N. Mishra, B. Singh, S. Padmanaban, F. Blaabjerg, Scott-tied magnetically linked solar multilevel converter in varying environmental conditions, *IEEE J. Emerg. Select. Topics Ind. Electr.* 3 (3) (2022) 559571, <https://doi.org/10.1109/JESTIE.2022.3154714>.
- [22] V.F. Pires, D. Foito, A. Cordeiro, PV power conditioning system using a three-phase multilevel pulse width modulation inverter employing cascaded Scott transformers, *IET Power Electron.* 12 (1) (2022) 102–111, <https://doi.org/10.1049/iet-pel.2018.5586>.
- [23] K.K. Gupta, A. Ranjan, P. Bhatnagar, L.K. Sahu, S. Jain, Multilevel inverter topologies with reduced device count: a review, *IEEE Trans. Power Electron.* 31 (1) (2016) 135–151, <https://doi.org/10.1109/TPEL.2015.2405012>.
- [24] P. Omer, J. Kumar, B.S. Surjan, A review on reduced switch count multilevel inverter topologies, *IEEE Access* 8 (2020) 22281–22302, <https://doi.org/10.1109/ACCESS.2020.2969551>.
- [25] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi, F. Blaabjerg, A new boost switched-capacitor multilevel converter with reduced circuit devices, *IEEE Trans. Power Electron.* 33 (8) (2018) 6738–6754, <https://doi.org/10.1109/TPEL.2017.2751419>.
- [26] J. Liu, J. Wu, J. Zeng, H. Guo, A novel nine-level inverter employing one voltage source and reduced components as high-frequency AC power source, *IEEE Trans. Power Electron.* 32 (4) (April 2017) 2939–2947, <https://doi.org/10.1109/TPEL.2016.2582206>.
- [27] R. Barzegarkhoo, M. Farhangi, S.S. Lee, R.P. Aguilera, Y.P. Siwakoti, J. Pou, Nine-level Nine-switch common-ground switched-capacitor inverter suitable for high-frequency AC-microgrid applications, *IEEE Trans. Power Electron.* 37 (5) (2022) 6132–6143, <https://doi.org/10.1109/TPEL.2021.3131847>.
- [28] Surya Natarajan, AjithKumar G, Single source self balanced switched capacitor based single phase nine level inverter, *e-Prime - advances in electrical engineering, Electron. Energy* 10 (2024) 100757, <https://doi.org/10.1016/j.prime.2024.100757>.
- [29] A. Iqbal, M.D. Siddique, B.P. Reddy, P.K. Maroti, Quadruple boost multilevel inverter (QB-MLI) topology with reduced switch count, *IEEE Trans. Power Electron.* 36 (7) (2021) 7372–7377, <https://doi.org/10.1109/TPEL.2020.3044628>.
- [30] J. Liu, W. Lin, J. Wu, J. Zeng, A novel nine-level quadruple boost inverter with inductive-load ability, *IEEE Trans. Power Electron.* 34 (5) (2019) 4014–4018, <https://doi.org/10.1109/TPEL.2018.2873188>.
- [31] Yaoqiang Wang, Junchang Ye, Kaige Wang, Fuqan Nie, Gen Li, Jun Liang, A nine level switched capacitor step - up inverter with low voltage stress, *J. Electric. Eng. Technol.* (2023) 1147–1159, <https://doi.org/10.1007/s42835-022-01187-z>.
- [32] Zeeshan Sarwer, Marif Daula Siddique, Adil Sarwar, Saad Mekhilef, Md Nishat Anwar, switched capacitor based 7-level and 9-level multilevel inverters with single DC source and reduced voltage stress, *e-Prime - advances in electrical engineering, Electron. Energy* 6 (2023) 100327, <https://doi.org/10.1016/j.prime.2023.100327>.
- [33] E. Samadaei, S.A. Gholamian, A. Sheikholeslami, J. Adabi, An envelope type (E-Type) module: asymmetric multilevel inverters with reduced components, *IEEE Trans. Ind. Electron.* 63 (11) (2016) 7148–7156, <https://doi.org/10.1109/TIE.2016.2520913>.

- [34] E. Samadaei, M. Kaviani, K. Bertilsson, A 13Levels module (K-Type) with two DC sources for multilevel inverters, *IEEE Trans. Ind. Electron.* 66 (7) (2019) 5186–5196.
- [35] K.P. Panda, P.R. Bana, G. Panda, A SwitchedCapacitor self-balanced high-gain multilevel inverter employing a single DC source, *IEEE Trans. Circuit. Syst. II: Express Briefs* (2020) 1, <https://doi.org/10.1109/TCSII.2020.2975299>. –1.
- [36] V. Anand, V. Singh, A 13-level SwitchedCapacitor multilevel inverter with single DC source, *IEEE J. Emerg. Selec. Topics Power Electr.* 10 (2) (2022) 15751586, <https://doi.org/10.1109/JESTPE.2021.3077604>.
- [37] S. Kumar, J. Kumar and A. Kumari, A nine level asymmetrical multilevel topology for grid connected PVGS, *International Conference on Electrical, Electronics and Computer Engineering (UPCON)*, Aligarh, India, (2019), pp. 1–6, <https://doi.org/10.1109/UPCON47278.2019.8980098>.
- [38] A.S. Amari, A. El Gadari, A. Arbaoui and Y. Ounejjar, New nine-level PUC-NPC9 inverter with natural balancing of capacitors voltages, *International Symposium on Advanced Electrical and Communication Technologies (ISAECT)*, Marrakech, Morocco, (2020), pp. 1–5, <https://doi.org/10.1109/ISAECT50560.2020.9523663>.
- [39] M. Sharifzadeh, K. Al-Haddad, Packed E-cell (PEC) converter topology operation and experimental validation, *IEEE Access* 7 (2019) 93049–93061, <https://doi.org/10.1109/ACCESS.2019.2924009>.
- [40] W. Peng, Q. Ni, X. Qiu, Y. Ye, Seven-level inverter with self-balanced switched-capacitor and its cascaded extension, *IEEE Trans. Power Electr.* 34 (12) (2019) 11889–11896, <https://doi.org/10.1109/TPEL.2019.2904754>.
- [41] E. Babaei, S.S. Gowgani, Hybrid multilevel inverter using switched capacitor units, *IEEE Trans. Ind. Electron.* 61 (9) (2014) 4614–4621, <https://doi.org/10.1109/TIE.2013.2290769>.
- [42] R. Sarker, Phase opposition disposition PWM (POD-PWM) strategy to reduce WTHD content from an NPC inverter-Fed electric vehicle system, *2020 IEEE 17th India Council International Conference (INDICON)*, New Delhi, India, (2020) pp. 1–6, <https://doi.org/10.1109/INDICON49873.2020.9342352>.



V. Fernão Pires (M'96–SM'09) received the B.S. degree in Electrical Engineering from Instituto Superior de Engenharia of Lisbon, Portugal, in 1988 and the M.S. and Ph.D. Degrees in Electrical and Computer Engineering from Technical University of Lisbon, Portugal, in 1995 and 2000, respectively. Since 1991 he is a member of the teaching staff at Electrical Engineering Department of Superior Technical School of Setúbal – Polytechnic Institute of Setúbal. Presently he is a Professor, teaching Power Electronics and Control of Power Converters. He is also researcher at Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa (INESC-ID). His work has resulted in >200 publications. His present research interests include the areas of power-electronic converters, fault diagnosis and fault tolerant operation, renewable energy, electrical vehicles, electrical drives, and power quality.



Armando Cordeiro was born in Portugal in 1976, received his B.S. degree in Electrical Engineering from Instituto Superior de Engenharia de Lisboa in 1999. He received the M.Sc. and Ph.D. degrees in Electrical Engineering from IST, Technical University of Lisbon, in 2004 and 2015, respectively. His research interests include power electronics, variable speed drives, automation systems and electrical vehicles. He is also professor at the Department of Electrical Engineering and Automation of Instituto Superior de Engenharia de Lisboa for the area of Automation since 2006. His present research interests include the areas of power-electronic converters, industrial automation and robotics.



Daniel Foito received the Dipl. Ing. and M.S. degrees in electrical engineering from Instituto Superior Técnico, Technical University of Lisbon, Lisbon, Portugal in 1993 and 2002, respectively. He received Ph.D. degrees in electrical engineering from Faculty of Sciences and Technology, Universidade Nova de Lisboa, Portugal in 2015. Since 1997 he is a member of the teaching staff at Electrical Engineering Department of Superior Technical School of Setúbal – Polytechnic Institute of Setúbal. Presently he is a Adjunct Professor, teaching Power Electronics and Electric Drives. His research interests include renewable energy generation, electrical machines, electric drives, electric vehicle, fault diagnosis and fault tolerant operation.



Joaquim Monteiro (S'09–M'10) received the Dipl. Ing. degree in Electrical Engineering from the Instituto Superior de Engenharia de Lisboa (ISEL), Polytechnic Institute of Lisbon, Portugal in 1997, and the M.Sc. and Ph.D. degrees in Electrical and Computer Engineering from the Technical University of Lisbon, Portugal, in 2001 and 2010, respectively. Since 1998 he has been a professor of ISEL- Polytechnic Institute of Lisbon. He is also a researcher at the Unit for Innovation and Research in Engineering (UnIRE) and at Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa (INESC-ID). His main interests include modeling, simulation, and advanced control of power-electronic converters, renewable energy generation, electric vehicles, variable speed drives, and power quality.



HAO CHEN (SM'08) received the B.S. and Ph.D. degrees in electrical engineering from the Department of Automatic Control, Nanjing University of Aeronautics and Astronautics, Nanjing, China, in 1991 and 1996, respectively. He became an Associate Professor with the School of Information and Electrical Engineering, China University of Mining and Technology, Xuzhou, China, in 1998, where he has been a Professor since 2001. From 2002 to 2003, he was a Visiting Professor at Kyungshung University, Busan, Korea. Since 2008, he has also been an Adjunct Professor with the University of Western Australia, Perth, Australia. He is the author of one book and has also authored >190 papers. He is the holder of 14 U.S. Patents, 23 Australian Patents, one Danish Patent, seven Canadian Patents, three South African Patents, ten Russian Patents, 44 Chinese Invention Patents, and six Chinese Utility Model Patents. His current research interests include motor control, linear launcher, electric vehicles, electric traction, servo drives, and wind power generator control. Prof. Chen was the recipient of both the Prize of Science and Technology of Chinese Youth and the Prize of the Fok Ying Tong Education Foundation for Youth Teachers in both 2004. He received the first prize in the Science and Technology advanced of Province and Ministry once, the second prize in the Science and Technology advanced of Province and Ministry seven times, and the third prize in the Science and Technology advanced of Province and Ministry 14 times. He became the Chinese New Century Hundred-Thousand-Ten thousand Talents Engineering National Talent in 2007, and won the Government Especial Allowance of People's Republic of China State Department since 2006.



J. Fernando A. Silva was born in Monção Portugal in 1956. He received the Dipl. Ing. in electrical engineering (1980) and the Doctor degree in electrical and computer engineering (power electronics and control) in 1990, from Instituto Superior Técnico (IST), Universidade Técnica de Lisboa (UTL), Lisbon, Portugal. He is a full professor of Power Electronics and Energy Storage in the scientific area of Energy, Department of Electrical and Computer Engineering of Instituto Superior Técnico (IST), Universidade de Lisboa (UL). He is senior researcher at Instituto de Engenharia de Sistemas e Computadores - Investigação e Desenvolvimento em Lisboa (INESC-ID) and currently the leader of the Research Line Energy Systems and the leader of the research group Power Electronics and Power Quality. He is IEEE Senior Member since 2001, Associate Editor of IEEE Transactions on Industrial Electronics from 2000 to 2019, member of the Industrial Electronics Magazine editorial board since 2010, and a member of the Portuguese Engineering Society